This article explains phase noise, jitter, and some slower phenomena in digital integrated circuits, focusing on high-demanding, noise-critical applications. We introduce the concept of phase type and time type (for short, ϕ-type and x-type) phase noise. The rules for scaling the noise with frequency are chiefly determined by the spectral properties of these two basic types, by the aliasing phenomenon, and by the input and output circuits.
Introduction
Timing analysis is generally driven by the design of logic functions. That is why specs like "the input must be stable 600 ps before the clock edge" are just countless. From this standpoint, it is sufficient to describe the fluctuations in terms of jitter. Broadly speaking, jitter is the time fluctuation, evaluated in reference conditions. Because of the wide bandwidth, jitter is chiefly determined by the white noise. Notice that proper operation requires an analog bandwidth 3-4 times the switching frequency, and in turn up to a few GHz with nowadays components.
When the design comes to spectral analysis and to highly stable oscillators, language and requirements change radically. Fluctuations are generally described in terms of phase noise, expressed either as S ϕ (f ) or L (f ), and the low-frequency phenomena are no longer negligible. Low phase noise is crucial in radars [1, 2, 3] , modern telecomm [4] , atomic frequency standards [5] and particle accelerators [6, 7] , just to mention some.
In the rapidly changing world of digital electronics, the literature on phase noise is rather old and focuses on frequency dividers, either in TTL and ECL components [8, 9 ], or in transistor-level modeling. Other references found are more about data transfer in telecom networks than about components [10, 11, 12] .
At the time of [8, 9] , CMOS technology was used only in microprocessors and complex functions. Gate arrays and FPGAs came later, with a new rapid progress [13, 14, 15] . Interestingly for us, gate arrays and FPGAs bridge the gap between logical/computational functions and circuit-level design. The precise control on electrical signals that follows opens a new challenge in understanding noise. However, VLSI engineers are mostly concerned with noise margin, crosstalk, and power distribution [16] . Conversely, amplitude and phase noise are not studied.
The purpose of this article is to set the basic knowledge about phase noise, and to provide examples. We focus on the clock distribution because clock edges are the most critical ones for timing. This does not sounds a limitation, first because critical signals can be synchronized to a clock line, and second because a chip in charge of a highly critical operation should not perform multiple tasks 'cross-talking' at random with one another.
Designing the experiments was initially difficult. However, after a noise model and the first results were available, reproducing similar experiments is surprisingly simple. We hope that the reader will be able to port our ideas to other technologies and logic families. The reader may also learn about reverse engineering the noise.
Definitions, and Phase Noise Models
Phase noise is often expressed as the one-sided PSD S ϕ (f ) of the random phase ϕ(t). In technical literature we often find L (f ), defined as L (f ) = 1 2 S ϕ (f ) and given in dBc/Hz [17] . Alternatively, phase noise is represented as the phase time fluctuation x(t), and its PSD S x (f ). Since x(t) is equivalent to ϕ(t) converted 
Aliased phase type (aliased ϕ-type)
Pure time type (pure x-type)
Aliased time type (aliased x-type)
into time, it holds that
where ν 0 is the carrier frequency. Our notation is consistent with general literature [17, 18] , yet for the choice of fonts for some specific quantities as a minor detail. A model which is useful to describe phase noise is the polynomial law
where the integer m < 0 depends on the device. After (2), it holds that
. The sum (3) describes the usual noise types: white phase noise b 0 , flicker phase noise b −1 /f , white frequency noise b −2 /f 2 , etc. Common sense suggests that in two-port components, noise processes higher than 1/f (i.e., f j , j< − 1) cannot extend over unlimitedly low frequencies, otherwise the inputoutput delay diverges in the long run.
The polynomial law is also used for the PSD of the voltage noise n(t)
(notice the font in h j , because h j reserved for S y (f ) = j h j f j ). The reader familiar with analog electronics finds an obvious analogy with the parameter e n [nV/ √ Hz], specified separately for white and flicker noise. The rms time fluctuation J can be calculated integrating S x (f ) over the system bandwidth (Parseval theorem)
The lower limit f L is set by maximum differential delay in the system. The upper limit is f H = ν 0 . The reason is that the fluctuations are sampled at the clock edges, thus at 2ν 0 . The quantity J 2 can be identified with the variance x 2 (t) , yet after filtering out the f < f L part. For our purposes, J is approximately equivalent to the rms jitter. By contrast, the general term 'jitter' has wider scope, mostly oriented to SDH telecomm systems. It includes different types of noise and interferences starting at 10 Hz, with different weight for each (the term 'wander' is preferred below 10 Hz). See for example [19, 20, 10] for standards and useful digressions. In a FPGA, there may be a factor 1000 between the rms jitter and the overall jitter, also including interferences. We introduce two basic types of process discussed below, which take their names from the frequency-scaling properties.
The phase-type (or pure phase-type) process is, by definition, a process in which the statistical properties of ϕ(t) are unaffected after changing the carrier frequency ν 0 in a suitable wide range. Hence, x(t) scales with ν 0 according to (1) .
The roles of ϕ(t) and x(t) are interchanged in the time-type process. So, the time-type (or pure time-type) process is, by definition, a process in which the statistical properties of x(t) are unaffected after changing the carrier frequency ν 0 in a suitable wide range. Of course, x(t) scales according to (1) .
The concepts of phase-type and time-type process apply to phase noise, wavelet variances (Allan and Allan-like), environmental effects, etc. Most readers are familiar with the 'personality' of the ϕ-type noise from the phase noise of RF/microwave amplifiers [21] . Thermal noise, flicker, and some environmental effects in amplifiers behave in this way. Conversely, the thermal drift of the delay in a coaxial cable or optical fiber are time-type processes. The x-type noise also describes the ideal noise-free synthesizer, which transfers x(t) from the input to the output, independently of ν 0 .
Noise in the Clock Distribution
A lot about phase and time fluctuations can be learned from the simple model sketched in Fig. 1 . The input signal of frequency ν 0 is first converted into a square wave with full voltage swing, full slew rate and full bandwidth, and then distributed. Restricting our attention to white and flicker, we get the four behaviors listed in Table 1 and discussed below.
Spectrum of the Phase-Type (ϕ-type) Phase Noise
In digital circuits we often encounter the aliased ϕ-type noise. Let us start with ϕ-type noise at the input of a digital circuit, where the input signal v(t) crosses a threshold affected by a fluctuation n(t). Under the assumption that the input Slew Rate (SR) is high enough to avoid multiple bouncing (Sec. 6),
we get x(t) = n(t)/SR and, after (1),
Notice that the direct measurement of n(t) is possible only in simple circuits which allow the simultaneous access to input and output of the gate. The sinusoid is the preferred clock waveform because it propagates through circuit boards with best impedance matching and lowest crosstalk and radiation, and because high purity reference oscillators work in sinusoidal regime. Discarding the dc component and setting the threshold at 0, the clock signal
has slew rate SR v = 2πν 0 V 0 . In this conditions, the phase fluctuation is
Generally, the analog bandwidth B of a digital circuit is greater than the max ν 0 by a factor of 3-4. This is necessary for the device to switch correctly. In turn, the bandwidth of n(t) is equal to B. Squaring the input signal samples n(t) at the zero crossings introduces aliasing. The spectrum of the sampled signal is
where the 1/f and higher terms are neglected because of the comparatively noise power. A trivial way to prove (9) is to calculate the variance n 2 (t) = h 0 B (Parseval theorem) before sampling, and to state that it is equal to the variance σ 2 = S n,s (f )ν 0 of the sampled signal. Accordingly, the phase noise is
(white, aliased ϕ-type) (10)
(same, after (2)) .
Oppositely, aliasing has negligible effect on flicker h −1 /f and on higher terms (1/f 2 , 1/f 3 etc.). It follows from (8) that
(same, after (2)) . Figure 2 shows the spectral properties of the ϕ-type noise. Aliasing scales the white noise as 1/ν 0 , but it has no effect on flicker. The corner frequency f c which separates white from flicker regions is obtained equating (10) to (12) 
A: -type, phase noise B: -type, phase-time noise
Figure 2: Spectra originated by the phase type (ϕ-type) phase noise.
Spectrum of the Time Type (x-type) Phase Noise
The x-type noise originates after the input comparator, where the clock signal has full SR and bandwidth. Though threshold fluctuations are always present, the voltage-to-time conversion has little effect, and the gate is characterized by its delay fluctuations. So, each gate of the clock distribution contributes to the delay, and the fluctuations add up statistically. At a closer sight, the device may be organized hierarchically, for example in gates and cells, likely with a longer propagation time between cells. Nonetheless, the fluctuation is proportional to the length and to the complexity of the distribution chain.
The pure x-type noise is found in the 1/f region and below, not affected by aliasing. The noise spectrum is described by
where k −1 is the technical parameter which results from the clock distribution.
The aliased x-type results from sampling the fluctuation at the frequency 2ν 0 , which affects the white noise region. The spectral parameter k 0 is found in A: x-type, phase-time noise etc.
B: x-type, phase noise the same way as with (9) , neglecting the 1/f and higher terms
The spectral properties of the x-type noise -i.e., (15)-(18) -are summarized in Fig. 3 . The corner frequency which divides the flicker from the white region is calculated by equating (15) to (17) 
Interpretation of Phase Noise Spectra
A series of spectra S ϕ (f ) taken with several values of ν 0 helps to understand the interplay of noise types. Scaling ν 0 in powers of two seems appropriate. Let us start with flicker, (12) to (16), we expect that the noise is of the ϕ-type at low ν 0 , and of the x-type at high ν 0 , with a corner frequency
B: White (aliased) This is shown in Fig. 4 A. Far from ν c , we can evaluate
The white phase noise S ϕ (f ) = b 0 is described by (10) at low ν 0 , and by (18) at high ν 0 , separated by the cutoff
This is shown on Fig. 4 B. At low ν 0 , (10) enables to calculate the noise power n 2 (t) = h 0 B of the input threshold
Assuming that B is equal to 3-4 times the maximum ν 0 , we can infer h 0 and the noise voltage e n = √ h 0 . Conversely, at high ν 0 we can extract the fluctuation
This can be compared to the rms jitter, if available in the specs. 
Selected Noise Measurements
We measured the phase noise of several devices routinely used in our labs. This is a necessary step, before considering an unbound search for the best. Accordingly, the measurement method ( Fig. 5 ) is more about flexibility than about sensitivity. Anyway, the phase noise of digital components is generally higher than that of common low noise components (i.e., amplifiers and mixers).
On the other hand, we need simple operation in a wide range of frequency, with signals that may not be at the same frequency as the reference. For us, this is the relevant feature of the Microsemi 5125 (1-400 MHz) and 5120 (1-30 MHz) instruments. These instruments make use of correlation and average on the spectra of two nominally equal channels which measure the same quantity, which rejects the single channel noise [22, 23] . Notice that the oscillator is common mode, with very small differential delay, hence its noise is highly rejected. The Fourier frequency spans from 1 mHz to 1 MHz.
Cyclone III (65 nm)
In a first experiment, we measure a Cyclone III [24] in a clock buffer configuration. The input sinusoidal clock V 0 = 1 V peak (+10 dBm on 50 Ω) is squared and distributed as in Fig. 1 A. The spectrum is shown in Fig. 6 . We first look at the white noise region. Our model suggests aliased ϕ-type noise (10) at low ν 0 , and aliased x-type noise (18) ' instead of the 1/ν 0 law. Assuming B = 2.5 GHz (analog bandwidth, four times the maximum toggling frequency), we get √ h 0 = 11 ± 1.3 nV/ √ Hz. This is in agreement with general experience, which suggests that general high-speed electronics has a typical noise level of 10-15 nV/ √ Hz. At ν 0 ≥ 100 MHz, the white noise falls outside the 1 MHz span. Since this occultation occurs before the aliased x-type noise shows up, we have no direct access to k 0 . On Fig. 6 , at the maximum f (1 MHz) and at 400 MHz carrier, the white noise is below −138 dBrad 2 /Hz (upper bound). This value, integrated over B = 400 MHz and converted into time, gives 1 ps, which is an upper bound for J.
Flicker noise is in good agreement with pattern of Fig. 4 B only at ν 0 ≥ 100 MHz. From this part of the plot, we calculate k −1 = 21 fs. By contrast, at ν 0 ≤ 50 MHz b −1 scales as ≈ 1.5 dB per factor-of-two instead of being constant. This discrepancy is not understood. However, the 1/f region is rather irregular, and corrupted by bumps, even more pronounced at low ν 0 .
The lowest flicker found on Fig. 6 (−115 dBrad 2 /Hz at 3.125 MHz carrier), converted into voltage using (12) , gives h −1 = 2.6 µV (upper bound for the input voltage flicker). Interestingly, this value is similar to the flicker of some CMOS high-speed operational amplifiers (for instance, 1.9 µV for the Texas Instruments OPA354A). Figure 7 shows the phase noise of the output buffer. The white noise is too 
Measuring the Time Type (x-Type) Noise with the Λ Divider
After some tests, we realized that the Λ frequency divider [25] is a good tool to measure the x-type noise of the clock distribution. First, a frequency divider is useful in that the input time fluctuation (ϕ-type noise, (13)) is kept low by using a high input frequency, while the measurement at the lower output frequency is simpler (both instruments are suitable, and the background is lower). Second, the Λ divider circumvents the aliasing phenomenon. In fact, a Λ divider ÷D provides a triangle-like output waveform by combining D phases of a square wave, which is equivalent to sampling at the input frequency. Figure 8 shows the phase noise of some devices used as ÷10 dividers in Λ configuration, with 100 MHz input and 10 MHz output frequency. The flicker coefficient is clearly identified, not corrupted by artifacts. The bump at 20 kHz (Zynq and Cyclone III) is due to the insufficiently filtered power supply. Finally, the Λ divider implemented with the Max 3000 deserves mentioning for its low noise (b −1 = −130.5 dBrad and b 0 = −165 dBrad 2 /Hz). This is lower than regular dividers (general experience), and just 10 dB above the NIST regenerative dividers [26] at the same output frequency.
The Volume Law
The idea that the phase noise coefficient b −1 is proportional to 1/V, where V is the active volume, has been around for a while. In quartz resonators, this appears either directly or as a side effect of the larger size at lower frequency [27, 28, 29, 30, 31, 32] . In ultrastable Fabry-Perot cavities, flicker is powered by thermal noise and proportional to the reciprocal of the length [33, 34] which is approximately equivalent to 1/V after mechanical design rules. [21] . Flicker is of microscopic origin because the probability density function is Gaussian, which originates from a large statistically-independent population through the central limit theorem. So, the m devices can be combined in a factor-of-m larger device exhibiting a factor-of-1/m lower flicker. Similarly, we expect higher flicker if the size of the device is scaled down, until space correlation appears. The limit for small volume is not known.
In digital electronics, the volume V of the active region is proportional to the node size S. For reference, S is of 10 µm in Intel 4004 (1971), and of 16 nm in the Apple A10 Fusion chip of the iPhone 7. While the footprint surface is proportional to S 2 , the two scaling rules are common in the literature on VLSI systems, known as constant-voltage and Dennard [16, P. 253], [36] , agree in the depth proportional to S. Thus, V ∝ S 3 . The wire delay may contain √ S, however, the flicker associated to wires is too small to deserve attention [37] .
We measured a few components using the ÷10 Λ divider configuration. This gives access to the 1/f noise of the clock distribution, which is of the x-type. We used 100 → 10 MHz, or 30 → 3 MHz with the Cyclone and the Cyclone II for practical reasons, sharing a 5125A and a 5120A. The results are shown in Fig. 9 , which compares the 1/f PM noise to S.
The MAX V is not accounted for in the analysis because the spectrum was taken in unfavorable conditions, yet kept for completeness. A linear regression gives k −1 = −26.2 log 10 (S) − 219. 
Input Chatter
Chatter is a fast random switching of a comparator, which occurs in the presence of wideband noise when the mean square slew rate of noise exceeds that of the signal at the threshold, i.e., SR
The phenomenon is shown in Fig. 10  and 11 .
Following the Rice's approach [38, 39] , noise in the small interval [f, f + ∆f ] can be represented as the sinusoidal signal n f (t) = V f cos(2πf t + θ f ), which has random amplitude V f , random phase θ f , and slew rate
The Parseval theorem requires that n 2 f (t) = S n (f ) ∆f , thus
because cos 2 (. . . ) = 1/2 in n f (t). The mean square slew rate is calculated combining (26) and (27) , integrating on frequency, and averaging on θ f . Since sin
In turn, SR 
Since the clock signal (7) has slew rate SR v = 2πν 0 V 0 , the chatter threshold is
Taking the Cyclone III parameters (Sec. 4.1, B = 2.5 GHz and e n = 11 nV/ √ Hz, thus h 0 = 1.21×10 −16 V 2 /Hz), and ν 0 = 4.7 MHz, (30) suggests a threshold V 0 = 169 mV. On Fig. 11 , we see that chattering occurs at V 0 = 100 mV, and at V 0 = 50 mV the transitions are broken. Given the difficulty of identifying the parameters, the agreement between model and observation is satisfactory.
After (30), chattering is more likely at low carrier frequency. However, Fig. 11 shows that this can occur at 5 MHz, a standard frequency of great interest for high stability signals.
Internal PLL
The internal PLL is intended to provide high frequency internal clock stabilized to an external reference, often 5-10-100 MHz. We show simple experiments which give insight in the Cyclone III. The PLLs is shown in Fig. 12 . The VCO operates in the 0.6-1.3 GHz range, extended to 300-650 MHz by the optional ÷2 divider, always present in our tests. A classical phase-frequency detector (PFD) is present, with charge pump output driving the analog feedback to the VCO. The PLL output frequency is ν o = N CD ν i . This leaves three degrees of freedom (N , C and D), two of which are available to the designer. The programming tool (Quartus) uses one to ensure that internal design rules are satisfied.
The VCO relies on a LC resonator on chip. General literature suggests a quality factor Q of 5-10, limited by the technology [40] . Therefore, we expect a Leeson frequency f L = ν vco /2Q of the order of 50 MHz.
In a first experiment (Fig. 13) , we use the PLL as a 'cleanup' (ν o = ν i ), yet with a high purity input. This gives the noise of the PLL, at different values of ν i . For lowest noise, we use the phase comparator at the highest possible frequency (ν i ) by setting D = 1. The VCO frequency ends up to be 400, 600 or 640 MHz, depending on ν o . On Fig. 13 , the white noise floor is not seen. This is sound because noise can be white only beyond f L , which is beyond the 1 MHz span. Flicker is of the ϕ-type at 5 and 10 MHz, with b −1 = 2.5×10 −10 rad 2 /Hz (−96 dB). Since this type of noise is not scaled down by the ÷N divider in the loop, we ascribe it to the phase detector. This is because (i) with the tight lock implemented we do not expect to see the VCO; and (ii) the input comparator and the output stage of the ÷N divider have some 10 dB lower noise in similar conditions (−115 dBrad 2 /Hz, Section 4.1). In the second experiment, we use the PLL as a frequency multiplier in powers of two (ν o = 2 m ν i ) from 10 MHz to 640 MHz, with ν i = 10 MHz. Again, we use D = 1 for lowest noise. The VCO delivers 320, 400 or 640 MHz, depending on ν o . The phase noise spectrum (Fig. 14) indicates that flicker is of the x-type, scaling up as ν 2 o . This indicates that the phase detector is the dominant source of noise, with negligible contribution of the dividers. So, the time fluctuation x(t) is transferred from the phase detector to the VCO, and then from the VCO to the output. The phase ϕ(t) scales accordingly, that is, ×N/C. 8 Thermal Effects
Thermal Transients
Common sense suggests that delay is affected by the junction temperature T J , while other parameters like T C and T A (case and ambient temperature) are comparatively smaller importance. Our method consists in using the electrical power P to heat the chip, and calculate T J from the thermal resistance Θ JA and the transients. In turn, P is chiefly set by the charge/discharge cycle of the gate capacitance, whose energy is E = CV 2 . Thus, N gates switching at ν 0 dissipate P = N CV 2 ν 0 . Of course, P can be changed instantaneously. The delay is measured with a Symmetricom 5125A test set used as a phase meter and also as a time-interval counter.
We measured a Cyclone III used as a clock buffer (actually, 10 buffers connected in parallel through 330 Ω resistors). The temperature had to be low-pass filtered by covering the card with a small piece of tissue. The results are shown in Fig. 15 .
In the main body, all the curves show an exponential behavior plus a linear drift
where ∆T = T J − T A results from setting ν 0 in powers of two, andτ is the time constant. For reference, we observed P = 1 W at 400 MHz, which means x -t y p e '-type Figure 14 : The internal PLL is used as a frequency multiplier in powers-of-two of multiples of the 10 MHz frequency reference.
∆T ≈ 10 K with Θ JA ≈ 10 K/W (including the thermal pad on the pcb), and neglecting the dissipation at ν 0 = 0.
The linear drift (1 fs/s, or 10 −15 fractional frequency) does not scale with power. This behavior is typical of the environment temperature, slowly drifting during the measurement (a fraction of a Kelvin over 1 hour). Extrapolating the drift to t = 0, we get the asymptotic effect of the ∆P transient alone.
The time constantτ is found as the intercept of the tangent at t = 0 and the linear drift (dashed lines). This graphical process removes the drift. The valueτ = 400 s is the same for all the transients.
The inset of Fig. 15 shows the delay versus the carrier frequency (dissipated power). As expected, the delay is proportional to T J , set through ν 0 . Accounting for P and Θ JA , the thermal coefficient of the delay is 10 ps/K.
Allan Deviation
Generally, σ y (τ ) should follow the 1/τ law (white and 1/f phase noise). Other types of instability, as frequency noise would reveal a phase noise steeper than 1/f , and the delay of the device would diverge in the long run. However, bumps may be present. Notice that 1/f phase noise in practice never yields large integrated delay. Figure 16 shows the Cyclone III Allan deviation σ y (τ ), measured with a Symmetricom 5125A test set.
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- at 6.25 MHz, etc. At higher ν 0 the curves get closer to one another, and overlap at ν 0 ≥ 100 MHz. Taking the classical conversion formulae for Allan variance and spectra (for example, [41, P. 77-80] , or [17] ), the 1/ν 0 behavior is equivalent to h 1 ∝ 1/ν 2 0 (frequency fluctuation spectrum S y (f ) = h 1 f ), thus to b −1 = C vs. ν 0 . This is the signature of the pure ϕ-type noise, as expected at low ν 0 and at low f , thus at long τ . We recall that the fluctuation of the input threshold is dominant at low ν 0 , and that the low f region is dominated by the 1/f phase noise, virtually unaffected by aliasing.
By contrast, the σ y (τ ) = C vs. ν 0 behavior is equivalent to h 1 = C vs. ν . This is the typical of the pure x-type noise, as expected at high ν 0 and at low f , thus at long τ . The fluctuation of the input threshold is no longer relevant, and the low f region is still dominated by the 1/f phase noise, virtually unaffected by aliasing.
In summary, the 1/τ region of the σ y (τ ) plot is consistent with the predictions of Section 2.
On the right hand of Fig. 16 A, σ y (τ ) seems to leave the 1/τ law. This can only be a local phenomenon, i.e. a bump. Carrying on the experiment, in Fig. 16 A the measurement of σ y (τ ) restarts immediately after switching ν 0 , while in Fig. 16 B the measurement of σ y (τ ) is delayed by 1 hour after switching ν 0 . The relevant difference is that in A each curve suffers from the cooling-down transient of the previous measurement, while in B each measurement starts in steady state. Bumps show up in A at τ ≥ 30 s, and they get stronger at higher ν 0 , where the thermal dissipation is stronger, and almost disappear in B. This is a qualitative confirmation of the presence of two separate time constants (end of Sec. 8.1).
Side Effects of the Thermal Dissipation
We have shown that the electrical activity inside the FPGA heats the chip, and in turn affects the delay. Variations exceeding 50 ps have been observed in the presence of a light burden. The analysis gives a warning, thermal crosstalk is around the corner when the same FPGA is in charge of more than one task, made worse by the heat latency. Attempts to fit low noise and high-stability functions (frequency dividers, etc.) in a chip processing at high rate may be difficult or give unpredictable results.
